



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
-----------------	-------------	----------------------	---------------------	------------------

10/743,793

12/24/2003

Katsuto Tanahashi

032206

9788

38834

7590

03/18/2008

WESTERMAN, HATTORI, DANIELS & ADRIAN, LLP  
1250 CONNECTICUT AVENUE, NW  
SUITE 700  
WASHINGTON, DC 20036

EXAMINER

KIM, JAY C

ART UNIT

PAPER NUMBER

2815

MAIL DATE

DELIVERY MODE

03/18/2008

PAPER

**Please find below and/or attached an Office communication concerning this application or proceeding.**

The time period for reply, if any, is set in the attached communication.

<b>Office Action Summary</b>	<b>Application No.</b> 10/743,793	<b>Applicant(s)</b> TANAHASHI ET AL.	
	<b>Examiner</b> JAY C. KIM	<b>Art Unit</b> 2815	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

#### Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

#### Status

- 1) ☒ Responsive to communication(s) filed on 31 October 2007.
- 2a) ☐ This action is **FINAL**.                      2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

#### Disposition of Claims

- 4) ☒ Claim(s) 1,4-12 and 29-38 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1,4-12 and 29-38 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

#### Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 24 December 2003 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

#### Priority under 35 U.S.C. § 119

- 12) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☒ All    b) ☐ Some \*    c) ☐ None of:
1. ☒ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

#### Attachment(s)

- |  |   |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)          | 4) <input type="checkbox"/> Interview Summary (PTO-413)           |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | Paper No(s)/Mail Date. _____                                      |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08)          | 5) <input type="checkbox"/> Notice of Informal Patent Application |
| Paper No(s)/Mail Date _____  | 6) <input type="checkbox"/> Other: _____                          |

### **DETAILED ACTION**

This Office Action is in response to the RCE filed October 31, 2007.

#### ***Claim Objections***

1. Claim 1 is objected to because of the following informalities: on the last line of claim 1, “(atoms/cm<sup>3</sup>)or higher” should be replaced by “(atoms/cm<sup>3</sup>) or higher”.

Appropriate correction is required.

#### ***Claim Rejections - 35 USC § 103***

2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

3. Claims 1, 4, 5, 12, 29, 30, 31, 33-36 and 38 are rejected under 35 U.S.C. 103(a) as being unpatentable over Asayama et al. (US 6,365,461) in view of Wenski et al. (US 6,458,688) and further in view of Takizawa et al. (US 5,734,195) and then further in view of Ishida et al. (US 6,198,157).

Regarding claims 1, 4, 29, 30, 34 and 35, Asayama et al. disclose a semiconductor substrate (col. 9, lines 43-45) containing boron at a concentration of  $1 \times 10^{17}$  (atoms/cm<sup>3</sup>).

Asayama et al. differ from the claimed invention by not comprising a front face and a rear face that are both mirror-polished, wherein the semiconductor substrate meets an SFQR value  $\leq 70$  (nm) as a flatness of the front face, wherein a crystal layer is provided on the front face, wherein a minimum value of the concentration of boron [B] (atoms/cm<sup>3</sup>) is defined for a required thickness  $t$  ( $\mu\text{m}$ ) of the crystal layer within the range of the concentration of boron, based on a relational equation  $[B] \geq (2.2 \pm 0.2) \times 10^{16} \exp(0.21t)$ , and wherein the semiconductor substrate contains carbon (by doping) at a concentration of  $1 \times 10^{15}$  (atoms/cm<sup>3</sup>) or higher (claims 1, 29 and 34), wherein a maximum value of a thickness  $t$  ( $\mu\text{m}$ ) of the crystal layer is defined for a required concentration of boron [B] (atoms/cm<sup>3</sup>), based on a relational equation  $[B] \geq (2.2 \pm 0.2) \times 10^{16} \exp(0.21t)$  (claims 4, 30 and 35).

Wenski et al. disclose a semiconductor substrate (Fig. 1) comprising a front face and a rear face that are both mirror-polished (col. 7, lines 42-43), wherein the semiconductor substrate (Fig. 1) meets an SFQR value  $\leq 70$  (nm) or  $0.07 \mu\text{m}$  (Please note that the numbers in Fig. 1 are in  $\mu\text{m}$ , because a maximum SFQR value is less than or equal to  $0.13 \mu\text{m}$  (lines 3-5 of ABSTRACT).) as a flatness of the front face.

Since both Asayama et al. and Wenski et al. teach a semiconductor substrate, it would have been obvious to the one of ordinary skill in the art at the time the invention was made to combine the semiconductor substrate disclosed by Asayama et al. with the double-side polished semiconductor substrate disclosed by Wenski et al., because double-side polishing is well-known in manufacturing a semiconductor substrate to

Art Unit: 2815

reduce surface roughness of the semiconductor substrate to improve the yield of the semiconductor devices formed on the semiconductor substrate.

Further regarding claims 1, 4, 29, 30, 34 and 35, Asayama et al. in view of Wenski et al. differ from the claimed invention by not showing that a crystal layer is provided on the front face, wherein a minimum value of the concentration of boron [B] (atoms/cm<sup>3</sup>) is defined for a required thickness t (μm) of the crystal layer within the range of the concentration of boron, based on a relational equation  $[B] \geq (2.2 \pm 0.2) \times 10^{16} \exp(0.21t)$ , and wherein the semiconductor substrate contains carbon at a concentration of  $1 \times 10^{15}$  (atoms/cm<sup>3</sup>) or higher (claims 1, 29 and 34), wherein a maximum value of a thickness t (μm) of the crystal layer is defined for a required concentration of boron [B] (atoms/cm<sup>3</sup>), based on a relational equation  $[B] \geq (2.2 \pm 0.2) \times 10^{16} \exp(0.21t)$  (claims 4, 30 and 35).

Takizawa et al. disclose a semiconductor substrate (composite layer of 11 and 15) (col. 4, lines 22-23 and line 41) comprising a front face (12) that is mirror-polished (col. 4, lines 24-25), wherein a crystal layer (16) (col. 4, lines 47-49) is provided on the front surface (12), wherein the thickness t (μm) of the crystal layer (16) is about 10 μm, and wherein the semiconductor substrate (composite layer of 11 and 15) contains carbon (15) at a concentration of  $1 \times 10^{16}$  (atoms/cm<sup>3</sup>) or higher (col. 4, lines 43-45).

Since both Asayama et al. and Takizawa et al. teach a semiconductor substrate containing oxygen, it would have been obvious to the one of ordinary skill in the art at the time the invention was made to combine the semiconductor substrate disclosed by Asayama et al. in view of Wenski et al. with the carbon implanted region disclosed by

Takizawa et al., because the carbon implanted region would accelerate oxygen precipitation to improve gettering of impurities in the semiconductor substrate (Takizawa et al., col. 2, lines 23-27).

Further regarding claims 1, 4, 29, 30, 34 and 35, Asayama et al. in view of Wenski et al. and further in view of Takizawa et al. differ from the claimed invention by not showing that a minimum value of the concentration of boron  $[B]$  (atoms/cm<sup>3</sup>) is defined for a required thickness  $t$  (μm) of the crystal layer within the range of the concentration of boron, based on a relational equation  $[B] \geq (2.2 \pm 0.2) \times 10^{16} \exp(0.21t)$  (claims 1, 29 and 34), and wherein a maximum value of a thickness  $t$  (μm) of the crystal layer is defined for a required concentration of boron  $[B]$  (atoms/cm<sup>3</sup>), based on a relational equation  $[B] > (2.2 \pm 0.2) \times 10^{16} \exp(0.21t)$  (claims 4, 30 and 35).

Ishida et al. disclose a semiconductor substrate (101), wherein a crystal layer (102) is provided on the front surface and about 5 μm thick (col. 6, lines 46-49), which would satisfy the relational equation of a minimum value of the concentration of boron  $[B]$  (atoms/cm<sup>3</sup>) and a required thickness  $t$  (μm) of the crystal layer  $[B] \geq (2.2 \pm 0.2) \times 10^{16} \exp(0.21t)$ , which suggests  $t \leq 7.7$  μm when  $[B] = 1 \times 10^{17}$  (atoms/cm<sup>3</sup>), and therefore a maximum value of a thickness  $t$  (μm) of the crystal layer disclosed by Asayama et al. in view of Wenski et al. and further in view of Takizawa et al. and then further in view of Ishida et al. is defined for a required concentration of boron  $[B] = 1 \times 10^{17}$  (atoms/cm<sup>3</sup>), based on a relational equation  $[B] \geq (2.2 \pm 0.2) \times 10^{16} \exp(0.21t)$ , which suggests  $t \leq 7.7$  μm when  $[B] = 1 \times 10^{17}$  (atoms/cm<sup>3</sup>).

Since both Asayama et al. and Ishida et al. teach a crystal layer formed on a semiconductor substrate, it would have been obvious to the one of ordinary skill in the art at the time the invention was made that the thickness of the crystal layer disclosed by Asayama et al. in view of Wenski et al. and further in view of Takizawa et al. may be about 5  $\mu\text{m}$  as disclosed by Ishida et al., because the thickness of the crystal layer can be varied depending on the products and manufacturing conditions of the semiconductor device formed on the semiconductor substrate (Ishida et al., col. 6, lines 46-48).

Regarding claims 5, 31 and 36, Takizawa et al. further disclose that the crystal layer (16) is a silicon crystal layer formed by epitaxial growth (col. 4, line 47).

Regarding claims 12, 33 and 38, Asayama et al. in view of Wenski et al. and further in view of Takizawa et al. and then further in view of Ishida et al. disclose the semiconductor substrate according to claims 1, 29 and 34, respectively.

The claim limitation “the rear face is in an exposed state, or a natural oxide film having a thickness of 1 (nm) or less is formed on the rear face” specifies an intended use or field of use, because, for example, if the semiconductor substrate is kept in vacuum, no natural oxide film would be formed on the rear face, and is treated as non-limiting since it has been held that in device claims, intended use must result in a structural difference between the claimed invention and the prior art in order to patentably distinguish the claimed invention from the prior art. If the prior art structure is capable of performing the intended use, then it meets the claim. In re Casey, 152 USPQ 235 (CCPA 1967); In re Otto, 136 USPQ 458, 459 (CCPA 1963). A claim

containing a “recitation with respect to the manner in which a claimed apparatus is intended to be employed does not differentiate the claimed apparatus from a prior art apparatus” if the prior art apparatus teaches all the structural limitations of the claim. *Ex Parte Masham*, 2 USPQ 2d 1647 (Bd. Pat. App. & Inter. 1987).

4. Claims 6-8 are rejected under 35 U.S.C. 103(a) as being unpatentable over Asayama et al. (US 6,365,461) in view of Wenski et al. (US 6,458,688) and further in view of Takizawa et al. (US 5,734,195) and then further in view of Ishida et al. (US 6,198,157) as applied to claim 1 above, and then further modified by Fitzgerald (US 2002/0123167). The teachings of Asayama et al. in view of Wenski et al. and further in view of Takizawa et al. and then further in view of Ishida et al. are discussed above.

Regarding claim 6, Asayama et al. in view of Wenski et al. and further in view of Takizawa et al. and then further in view of Ishida et al. differ from the claimed invention by not showing that the crystal layer is a silicon-germanium alloy crystal layer.

Fitzgerald discloses a semiconductor substrate (102 in Fig. 1), wherein a silicon-germanium alloy crystal layer (composite layer of 104 and 106) is provided on the front face.

Since both Asayama et al. and Fitzgerald teach a semiconductor substrate, it would have been obvious to the one of ordinary skill in the art at the time the invention was made to combine the semiconductor substrate disclosed by Asayama et al. in view of Wenski et al. and further in view of Takizawa et al. and then further in view of Ishida et al. with the silicon-germanium alloy crystal layer disclosed by Fitzgerald, because

forming a silicon-germanium alloy crystal layer on a silicon substrate is well-known in manufacturing a semiconductor device to apply strain on a channel layer that will be formed on the silicon-germanium alloy crystal layer.

Regarding claim 7, Asayama et al. in view of Wenski et al. and further in view of Takizawa et al. and then further in view of Ishida et al. differ from the claimed invention by not showing that the crystal layer is a layer in a layered structure of a silicon-germanium alloy crystal layer and a silicon crystal layer.

Fitzgerald discloses a semiconductor substrate (504 in Fig. 5D) (lines 5-9 of [0035]), wherein a layered structure (composite layer of 502 and 508) (line 17 of [0035]) of a silicon-germanium alloy crystal layer (502) and a silicon crystal layer (508) is provided on the front face of the substrate (504).

Since both Asayama et al. and Fitzgerald teach a semiconductor substrate, it would have been obvious to the one of ordinary skill in the art at the time the invention was made to combine the semiconductor substrate disclosed by Asayama et al. in view of Wenski et al. and further in view of Takizawa et al. and then further in view of Ishida et al. with the layered structure of a silicon-germanium alloy crystal layer and a silicon crystal layer disclosed by Fitzgerald, because forming a layered structure of a silicon-germanium alloy crystal layer and a silicon crystal layer on a silicon substrate is well-known in manufacturing a semiconductor device to apply strain on the silicon layer that will be used as a channel layer.

Regarding claims 7 and 8, Asayama et al. in view of Wenski et al. and further in view of Takizawa et al. and then further in view of Ishida et al. differ from the claimed

invention by not showing that the crystal layer is a layer in a layered structure of a silicon-germanium alloy crystal layer and a silicon crystal layer (claim 7), wherein the silicon crystal layer is formed in an SOI structure in which the silicon crystal layer is separated by a silicon oxide layer (claim 8).

Fitzgerald discloses a layered structure (800, 802 and 808 combined in Fig. 8B) (lines 1-2 and 6-7 of [0041]) of a silicon-germanium alloy crystal layer (800) and two silicon crystal layers (802 and 808), wherein the top silicon poly-crystal layer (808) is formed in an SOI structure in which the top silicon poly-crystal layer (808) is separated by a silicon oxide layer (806).

Since both Asayama et al. and Fitzgerald teach a semiconductor substrate, it would have been obvious to the one of ordinary skill in the art at the time the invention was made to combine the semiconductor substrate disclosed by Asayama et al. in view of Wenski et al. and further in view of Takizawa et al. and then further in view of Ishida et al. with the layered structure of a silicon-germanium alloy crystal layer and two silicon crystal layers separated by a silicon oxide layer disclosed by Fitzgerald, because the top silicon poly-crystal layer and the silicon oxide layer would protect the strained silicon layer during semiconductor processing.

5. Claims 9-11, 32 and 37 are rejected under 35 U.S.C. 103(a) as being unpatentable over Asayama et al. (US 6,365,461) in view of Wenski et al. (US 6,458,688) and further in view of Takizawa et al. (US 5,734,195) and then further in view of Ishida et al. (US 6,198,157) as applied to claims 1, 29 and 34 above, and further

Art Unit: 2815

modified by Inazuki et al. (US 6,362,076). The teachings of Asayama et al. in view of Wenski et al. and further in view of Takizawa et al. and then further in view of Ishida et al. are discussed above.

Regarding claims 9, 11, 32 and 37, Asayama et al. in view of Wenski et al. and further in view of Takizawa et al. and then further in view of Ishida et al. differ from the claimed invention by not showing that the semiconductor substrate is an SOI substrate, and wherein the crystal layer is an upper silicon crystal layer separated by a silicon oxide layer (claims 9, 32 and 37), wherein the SOI substrate is formed by a bonding method (claim 11).

Inazuki et al. disclose a semiconductor substrate (6 in Fig. 1), which is an SOI substrate (col. 4, lines 48-50 and col. 5, line 6), and a crystal layer (7) (col. 5, lines 6-7) separated from the SOI substrate (6) by a silicon oxide layer (3) (col. 4, line 54), wherein the SOI substrate (6) is formed by a bonding method.

Since both Asayama et al. and Inazuki et al. teach a semiconductor substrate, it would have been obvious to the one of ordinary skill in the art at the time the invention was made to combine the semiconductor substrate disclosed by Asayama et al. in view of Wenski et al. and further in view of Takizawa et al. and then further in view of Ishida et al. with the wafer bonding method disclosed by Inazuki et al., because the resulting structure can be used for forming a field effect transistor using the SOI channel layer to improve semiconductor device performance.

Regarding claim 10, Asayama et al. in view of Wenski et al. and further in view of Takizawa et al. and then further in view of Ishida et al. and further modified by Inazuki et al. disclose the semiconductor substrate according to claim 9.

The limitation that “the SOI substrate is formed by a SIMOX method” is a product-by-process limitation that does not structurally distinguish the claimed invention over the prior art. Note that a product by process claim is directed to the product per se, no matter how actually made, In re Hirao, 190 USPQ 15 at 17 (footnote 3). See also In re Brown, 173 USPQ 685; In re Luck, 177 USPQ 523; In re Fessmann, 180 USPQ 324; In re Avery, 186 USPQ 161; In re Wertheim, 191 USPQ 90 (209 USPQ 554 does not deal with this issue); and In re Marosi et al, 218 USPQ 289, all of which make it clear that it is the patentability of the final product per se which must be determined in a product by process claim, and not the patentability of the process, and that an old or obvious product by a new method is not patentable as a product, whether claimed in product by process claims or not. Note that applicant has the burden of proof in such cases, as the above case law makes clear.

### ***Double Patenting***

6. Claims 29-33 are objected to under 37 CFR 1.75 as being a substantial duplicate of claims 1, 4, 5, 9 and 12, and claims 34-38 are objected to under 37 CFR 1.75 as being a substantial duplicate of claims 1, 4, 5, 9 and 12, and identical to claims 29-33, because carbon can be introduced into a semiconductor substrate by intentional or unintentional doping. When two claims in an application are duplicates or else are so

Art Unit: 2815

close in content that they both cover the same thing, despite a slight difference in wording, it is proper after allowing one claim to object to the other as being a substantial duplicate of the allowed claim. See MPEP § 706.03(k).

### ***Response to Arguments***

7. Applicants' arguments with respect to claims 1 and 4-12 have been considered but are moot in view of the new grounds of rejection.

### ***Conclusion***

Any inquiry concerning this communication or earlier communications from the examiner should be directed to JAY C. KIM whose telephone number is (571)270-1620. The examiner can normally be reached on 7:30 AM - 5:00 PM EST.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Kenneth Parker can be reached on (571) 272-2298. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Art Unit: 2815

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/J. K./  
Examiner, Art Unit 2815

February 22, 2008